Hardware Engineers: RTL Implementation and Evaluation Workflows
This is the employer's own posting, not a copy on a job board.
What we know
Is it still open?
Confirmed still open
Last checked 23h ago — checked against the employer's own applicant tracking system, which is the company answering directly.
We re-read the employer's own applicant tracking system and the posting was still there. That is the company answering directly.
How old is it?
Posted 23h ago
The date the source published, not the day we noticed it (2026-10-31). Last seen at its source 3h ago.
Is it remote?
Marked remote on the employer's board
Their board carries a remote setting on this posting — a field they filled in, not wording we read. The location field names somewhere specific, which is usually where the team or the entity sits.
Who may apply?
United States
The description states no restriction of its own. This is the source's own tag.
Pay
$147/hr
Read out of the job description by us, not from a structured field. Shown in the posting's own currency and period; we never convert.
Skills named in the ad
Recognised terms only, from a fixed vocabulary — this is what CV matching compares against.
Carried by 1 source
-
Ashby employer's own board first seen 23h ago · last seen 3h ago
The listing
What We're Researching
We're running a paid study on modern hardware description workflows and RTL implementation. Our goal is to understand how engineers approach automated evaluation and design verification in complex systems. This research feeds directly into improving tooling and methodologies for hardware development.
How It Works
You will participate in a remote interview to walk us through your typical hardware design process. We will ask you to review specific RTL implementation scenarios and discuss your approach to automated evaluation. You will share your screen to demonstrate how you handle hardware description workflows in practice. The session concludes with a discussion on the challenges you face with current verification tools.
Who This Is For
We are looking for experienced hardware engineers who specialize in RTL design and implementation. We welcome ASIC designers, FPGA engineers, hardware verification specialists, and system-on-chip (SoC) architects. You should have hands-on experience with hardware description languages and automated evaluation frameworks.
What You'll Do
Walk us through your approach to RTL implementation and hardware description
Review and react to specific automated evaluation scenarios
Describe a recent time you tackled a complex hardware verification challenge
Provide feedback on current workflows and tooling gaps
Who Should Apply
Professional experience in hardware engineering or RTL design
Hands-on background with hardware description languages (Verilog, VHDL, or SystemVerilog)
Familiarity with automated evaluation and verification workflows
Comfortable discussing technical design choices in a remote interview
Compensation
$147 per hour
Ready to participate?
About Terac
Terac is building the world's largest pool of vetted human experts for AI. Researchers, AI labs, and product teams use Terac to recruit, screen, and pay study participants across industries, languages, and skill sets.
Learn more at terac.com or on YouTube at @jointerac.